

# Reduced Instruction Set Computer (RISC)

[Return to Glossary](#)

**Reduced Instruction Set Computer (RISC)** is a computer that uses a [Central Processing Unit \(CPU\)](#) that implements the [processor](#) design principle of simplified instructions. To date, RISC is the most efficient CPU architecture technology.

This architecture is an evolution and alternative to [Complex Instruction Set Computer \(CISC\)](#). With RISC, the basic concept is to have simple instructions that do less but execute very quickly to provide better [performance](#).

Source: [Reduced Instruction Set Computer \(RISC\)](#)

From:

<https://omgwiki.org/dds/> - **DDS Foundation Wiki**

Permanent link:

[https://omgwiki.org/dds/doku.php?id=dds:public:guidebook:06\\_append:glossary:r:risc](https://omgwiki.org/dds/doku.php?id=dds:public:guidebook:06_append:glossary:r:risc)

Last update: **2021/07/15 12:22**

