

# Reduced Instruction Set Computer (RISC)

[Return to Glossary](#)

**Reduced Instruction Set Computer (RISC)** is a computer that uses a [cpu](#) that implements the processor design principle of simplified instructions. To date, RISC is the most efficient CPU architecture technology.

This architecture is an evolution and alternative to [cisc](#). With RISC, the basic concept is to have simple instructions that do less but execute very quickly to provide better performance.

Source: [Reduced Instruction Set Computer \(RISC\)](#)

From:  
<https://www.omgwiki.org/dds/> - **DDS Foundation Wiki**

Permanent link:  
[https://www.omgwiki.org/dds/doku.php?id=dds:public:guidebook:06\\_append:glossary:r:risc&rev=1600965163](https://www.omgwiki.org/dds/doku.php?id=dds:public:guidebook:06_append:glossary:r:risc&rev=1600965163)

Last update: **2020/09/24 12:32**

