This shows you the differences between two versions of the page.
| Both sides previous revision Previous revision | |||
|
dido:public:ra:xapend:xapend.a_glossary:r:risc [2021/08/13 12:54] murphy |
dido:public:ra:xapend:xapend.a_glossary:r:risc [2021/10/04 13:40] (current) 50.19.247.197 ↷ Links adapted because of a move operation |
||
|---|---|---|---|
| Line 1: | Line 1: | ||
| ===== Reduced Instruction Set Computer (RISC) ===== | ===== Reduced Instruction Set Computer (RISC) ===== | ||
| - | [[dido:public:ra:xapend:xapend.a_glossary | Return to Glossary ]] | + | [[dido:public:ra:xapend:xapend.a_glossary:start| Return to Glossary ]] |
| **Reduced Instruction Set Computer (RISC)** is a computer that uses a [[dido:public:ra:xapend:xapend.a_glossary:c:cpu]] that implements the [[dido:public:ra:xapend:xapend.a_glossary:p:processor|processor]] design [[dido:public:ra:xapend:xapend.a_glossary:p:principle|principle]] of simplified instructions. To date, RISC is the most efficient CPU architecture technology. | **Reduced Instruction Set Computer (RISC)** is a computer that uses a [[dido:public:ra:xapend:xapend.a_glossary:c:cpu]] that implements the [[dido:public:ra:xapend:xapend.a_glossary:p:processor|processor]] design [[dido:public:ra:xapend:xapend.a_glossary:p:principle|principle]] of simplified instructions. To date, RISC is the most efficient CPU architecture technology. | ||